Instruction Set Architecture

Outline

- ❖ Instruction Set Architecture
- ❖ Overview of the MIPS Processor
- ***** R-Type Arithmetic, Logical, and Shift Instructions
- ❖ I-Type Format and Immediate Constants
- ❖ Jump and Branch Instructions
- ❖ Translating If Statements and Boolean Expressions
- ❖ Load and Store Instructions
- ❖ Translating Loops and Traversing Arrays
- ❖ Addressing Modes

Instruction Set Architecture (ISA)

- ❖ Critical Interface between hardware and software
- ❖ An ISA includes the following ...
	- \Diamond Instructions and Instruction Formats
	- \Diamond Data Types, Encodings, and Representations
	- \Diamond Programmable Storage: Registers and Memory
	- \Diamond Addressing Modes: to address Instructions and Data
	- \Leftrightarrow Handling Exceptional Conditions (like division by zero)
- ❖ Examples (Versions) First Introduced in \Diamond Intel (8086, 80386, Pentium, ...) 1978 \Diamond MIPS (MIPS I, II, III, IV, V) 1986 \div PowerPC (601, 604, ...) 1993

Instructions

- \cdot Instructions are the language of the machine
- \triangle We will study the MIPS instruction set architecture
	- **★ Known as Reduced Instruction Set Computer (RISC)**
	- \Leftrightarrow Elegant and relatively simple design
	- \Diamond Similar to RISC architectures developed in mid-1980's and 90's
	- \Diamond Very popular, used in many products
		- Silicon Graphics, ATI, Cisco, Sony, etc.
	- \Diamond Comes next in sales after Intel IA-32 processors
		- Almost 100 million MIPS processors sold in 2002 (and increasing)
- **❖ Alternative design: Intel IA-32**
	- **★ Known as Complex Instruction Set Computer (CISC)**

Next . . .

- ❖ Instruction Set Architecture
- **❖ Overview of the MIPS Processor**
- ***** R-Type Arithmetic, Logical, and Shift Instructions
- ❖ I-Type Format and Immediate Constants
- ❖ Jump and Branch Instructions
- ❖ Translating If Statements and Boolean Expressions
- ❖ Load and Store Instructions
- ❖ Translating Loops and Traversing Arrays
- ❖ Addressing Modes

Overview of the MIPS Processor

MIPS General-Purpose Registers

- ❖ 32 General Purpose Registers (GPRs)
	- \Leftrightarrow Assembler uses the dollar notation to name registers
		- \$0 is register 0, \$1 is register 1, ..., and \$31 is register 31
	- \Diamond All registers are 32-bit wide in MIPS32
	- \Diamond Register \$0 is always zero
		- Any value written to \$0 is discarded
- ❖ Software conventions
	- \Diamond There are many registers (32)
	- \Diamond Software defines names to all registers
		- To standardize their use in programs
	- \div Example: \$8 \$15 are called \$t0 \$t7
		- Used for temporary values

MIPS Register Conventions

❖ Assembler can refer to registers by name or by number

- \Diamond It is easier for you to remember registers by name
- \Leftrightarrow Assembler converts register name to its corresponding number

Instruction Formats

All instructions are 32-bit wide, Three instruction formats:

❖ Register (R-Type)

 \Leftrightarrow Register-to-register instructions

 \Diamond Op: operation code specifies the format of the instruction

❖ Immediate (I-Type)

 \div 16-bit immediate constant is part in the instruction

☆ Jump (J-Type)

\Leftrightarrow Used by jump instructions

Instruction Categories

❖ Integer Arithmetic

 \Leftrightarrow Arithmetic, logical, and shift instructions

❖ Data Transfer

- \Leftrightarrow Load and store instructions that access memory
- \Diamond Data movement and conversions

❖ Jump and Branch

 \Diamond Flow-control instructions that alter the sequential sequence

❖ Floating Point Arithmetic

 \Diamond Instructions that operate on floating-point registers

❖ Miscellaneous

- \Diamond Instructions that transfer control to/from exception handlers
- \Leftrightarrow Memory management instructions

Next . . .

- ❖ Instruction Set Architecture
- ❖ Overview of the MIPS Processor
- ***** R-Type Arithmetic, Logical, and Shift Instructions
- ❖ I-Type Format and Immediate Constants
- ❖ Jump and Branch Instructions
- ❖ Translating If Statements and Boolean Expressions
- ❖ Load and Store Instructions
- ❖ Translating Loops and Traversing Arrays
- ❖ Addressing Modes

R-Type Format

[❖] Op: operation code (opcode)

- \Diamond Specifies the operation of the instruction
- \Leftrightarrow Also specifies the format of the instruction

† funct: function code – extends the opcode

- \Diamond Up to 2⁶ = 64 functions can be defined for the same opcode
- \Diamond MIPS uses opcode 0 to define R-type instructions

❖ Three Register Operands (common to many instructions)

- **Exercise Rs, Rt**: first and second source operands
- \Leftrightarrow **Rd**: destination operand
- \Diamond **sa**: the shift amount used by shift instructions

Integer Add /Subtract Instructions

***** add & sub: overflow causes an arithmetic exception

 \Diamond In case of overflow, result is not written to destination register

❖ addu & subu: same operation as add & sub

 \Diamond However, no arithmetic exception can occur

Overflow is ignored

- ❖ Many programming languages ignore overflow
	- The + operator is translated into **addu**
	- \Leftrightarrow The operator is translated into **subu**

Addition/Subtraction Example

- ❖ Consider the translation of: $f = (g+h) (i+j)$
- ❖ Compiler allocates registers to variables
	- Assume that *f*, *g*, *h*, *i*, and *j* are allocated registers \$s0 thru \$s4 \Diamond Called the **saved** registers: $\$s0 = \$16, \$s1 = \$17, ..., \$s7 = \23
- $\hat{\mathbf{v}}$ Translation of: $\mathbf{f} = (\mathbf{g+h}) (\mathbf{i}+\mathbf{j})$

 \Diamond Temporary results are stored in $$t0 = 8 and $$t1 = 9

☆ Translate: addu \$t0, \$s1, \$s2 to binary code

000000

op

Instruction Set Architecture CSE 302 – Computer Architecture and Assembly Language slide 14

10001 | 10010 | 01000

00000

100001

func

sa

 $rs = $s1$ $rt = $s2$ $rd = $t0$

Logical Bitwise Operations

Logical bitwise operations: and, or, xor, nor

- \triangle **AND instruction is used to clear bits:** *x* **and 0 = 0**
- \div **OR instruction is used to set bits:** *x* **or 1 = 1**
- \triangle **XOR instruction is used to toggle bits:** *x* **xor 1 = not** *x*
- ❖ NOR instruction can be used as a NOT, how?

nor \$s1,\$s2,\$s2 is equivalent to **not \$s1,\$s2**

Logical Bitwise Instructions

❖ Examples:

Assume $$s1 = 0 \times abcd1234$ and $$s2 = 0 \times fff10000$

nor \$s0,\$s1,\$s2 $#$ \$s0 = $0x0000$ edcb

Shift Operations

- ❖ Shifting is to move all the bits in a register left or right
- Shifts by a constant amount: **sll, srl, sra**
	- **sll/srl** mean shift left/right logical by a constant amount
	- \Leftrightarrow The 5-bit shift amount field is used by these instructions
	- **sra** means shift right arithmetic by a constant amount
	- \Diamond The sign-bit (rather than 0) is shifted from the left

Shift Instructions

❖ Shifts by a variable amount: s11v, sr1v, srav

 \diamond Same as s11, sr1, sra, but a register is used for shift amount

❖ Examples: assume that $$s2 = 0 \times abcd1234$, $$s3 = 16$

Binary Multiplication

❖ Shift-left (s11) instruction can perform multiplication

 \Leftrightarrow When the multiplier is a power of 2

❖ You can factor any binary number into powers of 2

 \Leftrightarrow Example: multiply \$s1 by 36

■ Factor 36 into $(4 + 32)$ and use distributive property of multiplication

$$
\diamond
$$
 \$s2 = \$s1*36 = \$s1*(4 + 32) = \$s1*4 + \$s1*32

Your Turn...

Multiply \$s1 by 26, using shift and add instructions Hint: $26 = 2 + 8 + 16$

Multiply $$s1 by 31, Hint: 31 = 32 - 1$

Next . . .

- ❖ Instruction Set Architecture
- ❖ Overview of the MIPS Processor
- ***** R-Type Arithmetic, Logical, and Shift Instructions
- ❖ I-Type Format and Immediate Constants
- ❖ Jump and Branch Instructions
- ❖ Translating If Statements and Boolean Expressions
- ❖ Load and Store Instructions
- ❖ Translating Loops and Traversing Arrays
- ❖ Addressing Modes

I-Type Format

Constants are used quite frequently in programs

 \Diamond The R-type shift instructions have a 5-bit shift amount constant

 \Diamond What about other instructions that need a constant?

❖ I-Type: Instructions with Immediate Operands

❖ 16-bit immediate constant is stored inside the instruction

 \Leftrightarrow Rs is the source register number

 \Leftrightarrow Rt is now the destination register number (for R-type it was Rd)

❖ Examples of I-Type ALU Instructions:

Add immediate: **addi \$s1, \$s2, 5 # \$s1 = \$s2 + 5**

OR immediate: **ori \$s1, \$s2, 5 # \$s1 = \$s2 | 5**

I-Type ALU Instructions

❖ addi: overflow causes an arithmetic exception

 \Diamond In case of overflow, result is not written to destination register

- ❖ addiu: same operation as addi but overflow is ignored
- ❖ Immediate constant for addi and addiu is signed
	- \Diamond No need for subi or subiu instructions
- ❖ Immediate constant for andi, ori, xori is unsigned

Examples: I-Type ALU Instructions

Examples: assume A, B, C are allocated \$s0, \$s1, \$s2

- **A = B;** translated as **ori \$s0,\$s1,0**
- No need for **subi**, because **addi** has signed immediate
- **❖ Register 0 (\$zero) has always the value 0**

32-bit Constants

❖ I-Type instructions can have only 16-bit constants

What if we want to load a 32-bit constant into a register?

- ❖ Can't have a 32-bit constant in I-Type instructions \odot
	- \Diamond We have already fixed the sizes of all instructions to 32 bits
- \cdot Solution: use two instructions instead of one \odot
	- **☆ Suppose we want:** $$s1=0xAC5165D9$ **(32-bit constant)**

Next . . .

- ❖ Instruction Set Architecture
- ❖ Overview of the MIPS Processor
- ***** R-Type Arithmetic, Logical, and Shift Instructions
- ❖ I-Type Format and Immediate Constants
- ❖ Jump and Branch Instructions
- ❖ Translating If Statements and Boolean Expressions
- ❖ Load and Store Instructions
- ❖ Translating Loops and Traversing Arrays
- ❖ Addressing Modes

J-Type Format

- J-type format is used for unconditional jump instruction:
	- **j label # jump to label** . . . **label:**
- ❖ 26-bit immediate value is stored in the instruction
	- \Diamond Immediate constant specifies address of target instruction
- ❖ Program Counter (PC) is modified as follows:

Conditional Branch Instructions

- ❖ MIPS compare and branch instructions:
	- **beq Rs,Rt,label** branch to **label** if (**Rs == Rt**)
	- **bne Rs,Rt,label** branch to **label** if (**Rs != Rt**)
- ❖ MIPS compare to zero & branch instructions

Compare to zero is used frequently and implemented efficiently

- **bltz Rs,label** branch to **label** if (**Rs < 0**) **bgtz Rs,label** branch to **label** if (**Rs > 0**) **blez Rs,label** branch to **label** if (**Rs <= 0**) **bgez Rs,label** branch to **label** if (**Rs >= 0**)
- **☆ No need for begz and bnez instructions. Why?**

Set on Less Than Instructions

❖ MIPS also provides set on less than instructions

 \mathbf{slt} rd, \mathbf{rs} , \mathbf{rt} if ($\mathbf{rs} < \mathbf{rt}$) $\mathbf{rd} = 1$ else $\mathbf{rd} = 0$

sltu rd,rs,rt unsigned <

slti $rt, rs, im¹⁶$ if (rs < im¹⁶) rt = 1 else rt = 0

sltiu rt,rs,im¹⁶ unsigned <

❖ Signed / Unsigned Comparisons Can produce different results Assume $$s0 = 1$ and $$s1 = -1 = 0$ **xfffffffff slt \$t0,\$s0,\$s1** results in **\$t0 = 1 sltu \$t0,\$s0,\$s1** results in **\$t0 = 0**

More on Branch Instructions

 \triangle **MIPS hardware does NOT provide instructions for ...**

Can be achieved with a sequence of 2 instructions

 \div How to implement: blt \$s0, \$s1, label * Solution: **set \$at, \$s0, \$s1 bne \$at,\$zero,label ☆ How to implement: ble \$s2, \$s3, label** Solution: **slt \$at,\$s3,\$s2 beq \$at,\$zero,label**

Pseudo-Instructions

❖ Introduced by assembler as if they were real instructions

 \Diamond To facilitate assembly language programming

 \div Assembler reserves $\$at = 1 for its own use

 \Diamond \Diamond \Diamond \Diamond **sat** is called the assembler temporary register

Jump, Branch, and SLT Instructions

Next . . .

- ❖ Instruction Set Architecture
- ❖ Overview of the MIPS Processor
- ***** R-Type Arithmetic, Logical, and Shift Instructions
- ❖ I-Type Format and Immediate Constants
- ❖ Jump and Branch Instructions
- ❖ Translating If Statements and Boolean Expressions
- ❖ Load and Store Instructions
- ❖ Translating Loops and Traversing Arrays
- ❖ Addressing Modes

Translating an IF Statement

❖ Consider the following IF statement:

if $(a == b)$ **c** = **d** + **e**; **else c** = **d** - **e**;

Assume that a, b, c, d, e are in \$s0, …, \$s4 respectively

❖ How to translate the above IF statement?

Compound Expression with AND

- ❖ Programming languages use short-circuit evaluation
- ❖ If first expression is false, second expression is skipped

if ((\$s1 > 0) && (\$s2 < 0)) {\$s3++;}

Better Implementation for AND

if ((\$s1 > 0) && (\$s2 < 0)) {\$s3++;}

The following implementation uses less code

Reverse the relational operator

Allow the program to fall through to the second expression

Number of instructions is reduced from 5 to 3

Compound Expression with OR

- **❖ Short-circuit evaluation for logical OR**
- \triangle If first expression is true, second expression is skipped

if ((\$sl > \$s2) || (\$s2 > \$s3)) {\$s4 = 1;}

❖ Use fall-through to keep the code as short as possible

bgt \$s1, \$s2, L1 # yes, execute if part ble \$s2, \$s3, next # no: skip if part L1: li \$s4, 1 # set \$s4 to 1 next:

bgt, **ble**, and **li** are pseudo-instructions

 \Diamond Translated by the assembler to real instructions

Your Turn

- ❖ Translate the IF statement to assembly language
- ❖ \$s1 and \$s2 values are unsigned

❖ \$s3, \$s4, and \$s5 values are signed

Next . . .

- ❖ Instruction Set Architecture
- ❖ Overview of the MIPS Processor
- ***** R-Type Arithmetic, Logical, and Shift Instructions
- ❖ I-Type Format and Immediate Constants
- ❖ Jump and Branch Instructions
- ❖ Translating If Statements and Boolean Expressions
- ❖ Load and Store Instructions
- ❖ Translating Loops and Traversing Arrays
- ❖ Addressing Modes

Load and Store Instructions

- ❖ Instructions that transfer data between memory & registers
- ❖ Programs include variables such as arrays and objects
- ❖ Such variables are stored in memory
- ❖ Load Instruction:
	- \Diamond Transfers data from memory to a register
- ❖ Store Instruction:
	- \Diamond Transfers data from a register to memory
- Memory address must be specified by load and store

Load and Store Word

 \div Load Word Instruction (Word = 4 bytes in MIPS)

 Lw Rt , $\text{imm}^{16}(\text{Rs})$ # Rt = MEMORY [Rs+imm¹⁶]

❖ Store Word Instruction

sw Rt, imm¹⁶(Rs) # MEMORY[Rs+imm¹⁶] = Rt

- ❖ Base or Displacement addressing is used
	- \Diamond Memory Address = Rs (base) + Immediate¹⁶ (displacement)
	- \Diamond Immediate¹⁶ is sign-extended to have a signed displacement

Example on Load & Store

 $\cdot \cdot$ Translate A[1] = A[2] + 5 (A is an array of words)

 \Diamond Assume that address of array A is stored in register \$s0

❖ Index of A[2] and A[1] should be multiplied by 4. Why?

Load and Store Byte and Halfword

- ❖ The MIPS processor supports the following data formats: \triangle Byte = 8 bits, Halfword = 16 bits, Word = 32 bits
- ❖ Load & store instructions for bytes and halfwords

 \Diamond lb = load byte, lbu = load byte unsigned, sb = store byte

 \Diamond lh = load half, lhu = load half unsigned, sh = store halfword

- Load expands a memory data to fit into a 32-bit register
- ❖ Store reduces a 32-bit register to fit in memory

Load and Store Instructions

❖ Base or Displacement Addressing is used

 \Diamond Memory Address = Rs (base) + Immediate¹⁶ (displacement)

❖ Two variations on base addressing

 \Diamond If Rs = \$zero = 0 then Address = Immediate¹⁶ (absolute)

 \Diamond If Immediate¹⁶ = 0 then Address = Rs (register indirect)

Next . . .

- ❖ Instruction Set Architecture
- ❖ Overview of the MIPS Processor
- ***** R-Type Arithmetic, Logical, and Shift Instructions
- ❖ I-Type Format and Immediate Constants
- ❖ Jump and Branch Instructions
- ❖ Translating If Statements and Boolean Expressions
- ❖ Load and Store Instructions
- ❖ Translating Loops and Traversing Arrays
- ❖ Addressing Modes

Translating a WHILE Loop

❖ Consider the following WHILE statement:

 $i = 0$; while $(A[i] := k)$ i = i+1;

Where A is an array of integers (4 bytes per element) Assume address A, i, k in \$s0, \$s1, \$s2, respectively

❖ How to translate above WHILE statement?

 $$s1, $s1, $s1$ # $\pm = 0$ xor $$t0, $s0$ $#$ \$t0 = address A move $\texttt{loop}: \; \texttt{lw}$ $$t1, 0(St0)$ # $$t1 = A[i]$ beq $$t1, $s2, exist$ # exit if $(A[i]=k)$ addiu \$s1, \$s1, 1 $# i = i+1$ $s11$ $$t0, $s1, 2$ # $$t0 = 4*1$ addu $$t0, $s0, $t0$ # $$t0 = address A[i]$ İ loop $exit:$ \sim \sim \sim

Using Pointers to Traverse Arrays

❖ Consider the same WHILE loop:

 $i = 0$; while $(A[i] := k)$ i = i+1;

Where address of A, i, k are in \$s0, \$s1, \$s2, respectively

❖ We can use a pointer to traverse array A

Pointer is incremented by 4 (faster than indexing)

❖ Only 4 instructions (rather than 6) in loop body

Copying a String

The following code copies source string to target string Address of source in \$s0 and address of target in \$s1 Strings are terminated with a null character (C strings)

move \$t0, \$s0 # \$t0 = pointer to source move \$t1, \$s1 # \$t1 = pointer to target L1: lb \$t2, 0(\$t0) # load byte into \$t2 sb \$t2, 0(\$t1) # store byte into target addiu \$t0, \$t0, 1 # increment source pointer addiu \$t1, \$t1, 1 # increment target pointer bne \$t2, \$zero, L1 # loop until NULL char i = 0; do {target[i]=source[i]; i++;} while (source[i]!=0);

Summing an Integer Array

 $sum = 0$; for $(i=0; i\le n; i++)$ sum = sum + A[i];

Assume $$s0 = array address,$ $$s1 = array length = n$

Next . . .

- ❖ Instruction Set Architecture
- ❖ Overview of the MIPS Processor
- ***** R-Type Arithmetic, Logical, and Shift Instructions
- ❖ I-Type Format and Immediate Constants
- ❖ Jump and Branch Instructions
- ❖ Translating If Statements and Boolean Expressions
- ❖ Load and Store Instructions
- ❖ Translating Loops and Traversing Arrays
- **❖ Addressing Modes**

Addressing Modes

- ❖ Where are the operands?
- ❖ How memory addresses are computed?

Immediate Addressing

Base or Displacement Addressing

Operand is in memory (load/store)

Branch / Jump Addressing Modes

Jump and Branch Limits

 \div Jump Address Boundary = 2^{26} instructions = 256 MB

- Text segment cannot exceed 2²⁶ instructions or 256 MB
- \Diamond Upper 4 bits of PC are unchanged

Target Instruction Address **PC⁴** 26 immediate²⁶ 26 **00**

❖ Branch Address Boundary

- Branch instructions use I-Type format (16-bit immediate constant)
- \Diamond PC-relative addressing:

 PC^{30} + immediate¹⁶ + 1 **00**

- **Target instruction address = PC + 4×(1 + immediate¹⁶)**
- During assembly: immediate=(Target address PC)/4, where PC contains address of next instruction

Jump and Branch Limits

- During execution, PC contains the address of current instruction (thus we add 1 to immediate¹⁶).
- Maximum branch limit is -2^{15} to $+2^{15}$ -1 instructions.
- If immediate is positive => Forward Jump
- If immediate is negative => Backward Jump

Summary of RISC Design

- \triangle All instructions are typically of one size
- \div **Few instruction formats**
- ❖ All operations on data are register to register
	- \Diamond Operands are read from registers
	- \Leftrightarrow Result is stored in a register
- ❖ General purpose integer and floating point registers
	- \Diamond Typically, 32 integer and 32 floating-point registers
- ❖ Memory access only via load and store instructions
	- \Diamond Load and store: bytes, half words, words, and double words
- ❖ Few simple addressing modes

Four Design Principles

- 1. Simplicity favors regularity
	- \Diamond Fix the size of instructions (simplifies fetching & decoding)
	- \Leftrightarrow Fix the number of operands per instruction
		- Three operands is the natural number for a typical instruction
- 2. Smaller is faster
	- \Diamond Limit the number of registers for faster access (typically 32)
- 3. Make the common case fast
	- \Diamond Include constants inside instructions (faster than loading them)
	- \Diamond Design most instructions to be register-to-register
- 4. Good design demands good compromises
	- \Leftrightarrow Fixed-size instructions compromise the size of constants